[1]
2025. Resilient Lockstep and Redundant Multicore Processor Architectures for Soft Error Mitigation in Safety-Critical Embedded Systems. SciQuest Research Database. 5, 02 (Feb. 2025), 22–27.