Resilient Lockstep and Redundant Multicore Processor Architectures for Soft Error Mitigation in Safety-Critical Embedded Systems. sqrd 2025, 5 (02), 22-27.