1.
Resilient Lockstep and Redundant Multicore Processor Architectures for Soft Error Mitigation in Safety-Critical Embedded Systems. sqrd. 2025;5(02):22-27. Accessed May 6, 2026. https://sciencebring.org/index.php/sqrd/article/view/45