[1]
“Resilient Lockstep and Redundant Multicore Processor Architectures for Soft Error Mitigation in Safety-Critical Embedded Systems”, sqrd, vol. 5, no. 02, pp. 22–27, Feb. 2025, Accessed: May 06, 2026. [Online]. Available: https://sciencebring.org/index.php/sqrd/article/view/45